

United States Patent and Trademark Office

MERCE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	D F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/769,241	10/769,241 01/30/2004		Mikhail A. Wolf	X-1334 US	8159	
24309	7590	12/19/2005		EXAMINER		
XILINX,		A D TO AFRIT	GUTIERREZ, ANTHONY			
2100 LOG		ARTMENT	ART UNIT	PAPER NUMBER		
SAN JOSI	E, CA 951	24	2857			
				DATE MAILED: 12/19/2009	DATE MAILED: 12/19/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
		10/769,241	WOLF, MIKHAIL	WOLF, MIKHAIL A.				
	Office Action Summary	Examiner	Art Unit					
		Anthony Gutierrez	2857					
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with	the correspondence a	ddress				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICA 6(a). In no event, however, may a repli ill apply and will expire SIX (6) MONTH cause the application to become ABAN	ATION. y be timely filed IS from the mailing date of this IDONED (35 U.S.C. § 133).	,				
Status								
1)	Responsive to communication(s) filed on 23 Se	eptember 2005.						
′=		action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)🖂	Claim(s) <u>1-12 and 15-20</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-12 and 15-20</u> is/are rejected.							
7) 🗌	Claim(s) is/are objected to.							
8)⊠	Claim(s) 21 and 22 are subject to restriction an	d/or election requirement.						
Applicat	ion Papers							
9) 🗌	The specification is objected to by the Examiner	•.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority (under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachmen		F1						
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)		nmary (PTO-413) Mail Date					
3) 🔲 Infori	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	_	rmal Patent Application (PT	O-152)				

Art Unit: 2857

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35
 U.S.C. 102 that form the basis for the rejections under this section made in this
 Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-12, and 15-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Bruce, Jr. et al. (US Patent 5, 517, 637).

As to claims 1, 10, 11, 15-18, and 20, Bruce, Jr. et al., discloses a computer-implemented method and system for generating a test program for an integrated circuit design employing a boundary scan implementation, including a BSDL file generator, and including a plurality of boundary scan cells coupled to I/O ports (Title, Abstract, and col. 1, lines 11-50), the method comprising: determining, from a netlist that describes the integrated circuit design, design information including the design architecture and type, name and direction of input and output ports used by the design (col. 3, lines 21-40); generating a current set of verilog test vectors from the design information; simulating the operation of the design using the current set of test vectors and storing result data output during the simulation; generating a new current set of test vectors as a function of the result data; repeating the steps of simulating, storing result data and generating a new current set of test vectors until selected completion

Application/Control Number: 10/769,241

Art Unit: 2857

criteria are satisfied; and in response to the selected completion criteria being satisfied, generating the test program from the result data (col. 4, lines 30-67 and Figs. 1-3 and col. 6, lines 9-20).

As to the recent amendment of claims 1,15, and 20, that involves limitation involving performing specific steps without input of the boundary scan description of the boundary scan implementation and in response to selected completion criteria being satisfied, generating the boundary scan description from the result data and determining the boundary scan implementation from the result data, the Examiner interprets the reference as follows:

The preamble of the claim provides an antecedent basis for generating a boundary scan description for an integrated circuit design employing a boundary scan implementation.

The Examiner considers the boundary scan implementation to be the production test vectors mentioned in col. 6, lines 15-20. These production vectors (this implementation) is based on the boundary scan description that occurs when testing is successful (completion criteria). This is indicated in Fig. 3, box 318.

Successful testing is defined as when no design or definition errors are identified (col. 6, lines 9-14). This is further indicated in Fig. 2, box 212, where detected design and definition errors results in correction of boundary scan descriptions and topology information, and a repetition of certain steps, until no errors are monitored.

The Examiner considers the reference to perform the steps of the claims iteratively until no errors are detected. Although the reference relies on **a** boundary scan description in execution of these steps, it does not (so long as

errors are still being identified) rely on the (specific) boundary scan description that is ultimately generated on the iteration in which no errors are identified, in which testing is considered successful and from which production vectors are produced. This is what the Examiner considers to be "the boundary scan description of the boundary scan implementation". Since this particular description is not arrived at until the end of testing, the reference performs the steps iteratively using a boundary scan description, but not the description that coincides with "the boundary scan implementation", in other words, it uses a boundary scan description that is not yet completely corrected.

The Examiner therefore considers these limitations to be met by the disclosure of the reference.

Furthermore with respect to claim 20 specifically, the reference teaches that it does not necessarily require **input** of a BSDL file (col. 3, lines 51-55), where Bruce, Jr et al. teaches that the BSDL file can be a pre-existing BSDL file or one generated with the BSDL generation interface.

As to claims 2 and 8, Bruce, Jr. et al., discloses storing and using result data indicative of characteristics of design (col. 5, lines 56-65).

As to claim 3, Bruce, Jr. et al., discloses using the stored result data to determine circuit connectivity (col. 5, lines 42-55).

As to claims 4-7, and 9, Bruce, Jr. et al., discloses using the stored result data to map input and output boundary cells to boundary scan access ports (col. 1, lines 18-50, and col. 3, line 41-col. 4, line 16, with respect to the discussion of the boundary scan register as it relates to the input/output, access ports, and cells).

As to claim 12, Bruce, Jr. et al., discloses generating new test vectors that use the identified circuit characteristics (See Fig. 2, boxes 208 and 216).

As to claim 19, Bruce, Jr. et al., discloses that the integrated circuit design includes at least two distinct circuits, each distinct circuit having test I/O ports and associated boundary scan cells coupled thereto, the plurality of boundary scan cells being coupled in a chain with output boundary scan cells from a first one of the at least two distinct circuits being coupled to input boundary scan cells of a second one of the at least two distinct circuits, wherein the storage circuit is adapted to store result data indicative of the chain connectivity of the output boundary scan cells to the input boundary scan cells and wherein the test program generator is adapted to generate the boundary scan description as a function of the chain connectivity (col. 1, lines 18-31)

Election/Restrictions

3. Newly submitted claims 21 and 22 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons:

The Examiner considers Restriction to be proper as claims 21 and 22 are related to all other pending claims as a subcombination not essential to combination. (see M.P.E.P. 806.05 (c) II.

The other pending claims include a B_{sp} element of the use of test vectors, whereas claims 21 and 22 include only a B_{br} element of a testbench. Claims 21 and 22, however, include an additional A element in that generating a

Art Unit: 2857

testbench, is done absent a BSDL file describing a boundary scan implementation in the design.

This suggests to the Examiner a very specific limitation that does not exist in the other claims in order for the language to be meaningful, namely that a BSDL file, whether input, pre-existing, or generated internally, must not exist that describes **any** implementation in the design, at the time the testbench is generated.

The Examiner also considers this limitation to be sufficiently burdensome beyond a search that would otherwise be carried out for cases in which BSDL files that describe a given implementation are employed but in way that is different that the limitations of claims 1-12 and 15-20.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 21 and 22 are withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Response to Arguments

4. Applicant's arguments filed 9/23/05 have been fully considered but they are not persuasive.

The Examiner has provided revised grounds of rejection to specifically address the Applicant's most recent amendment which provides inclusion of negative limitations in the claims. The Examiner has indicated in these sections of

the rejection above, his reasoning regarding the original citations and has expanded his citations as necessary to support why he considers the original reference of rejection to anticipate the Applicant's claimed invention.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

<u>United States Patents</u>

US 6,941,243 B1 to Maciona et al., teaches a conversion process that allows for dynamic testing complex computer products.

US 6,938,236 B1 to Park et al., teaches a method of creating a maskprogrammed logic device from a pre-existing circuit design.

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be

Application/Control Number: 10/769,241

Art Unit: 2857

calculated from the mailing date of the advisory action. In no event, however,

will the statutory period for reply expire later than SIX MONTHS from the date of

this final action.

7. Any inquiry concerning this communication or earlier communications

from the examiner should be directed to Anthony Gutierrez whose telephone

number is (571) 272-2215. The examiner can normally be reached on Monday to

Friday.

If attempts to reach the examiner by telephone are unsuccessful, the

examiner's supervisor, Marc Hoff can be reached on (571) 272-2216. The fax

phone number for the organization where this application or proceeding is

assigned is 571-273-8300.

Information regarding the status of an application may be obtained from

the Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR

only. For more information about the PAIR system, see http://pair-

direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Anthony Gutierrez

Page 8

12/7/05